Skip to content

Conversation

@jinge90
Copy link
Contributor

@jinge90 jinge90 commented Oct 31, 2024

Device address sanitizer libraries can be optimized in AOT compilation mode, some redundant code checking which device current kernel is running on can be removed. This PR creates corresponding AOT address sanitizer device libraries for CPU, PVC, DG2 target and link them according to real AOT target. This PR also renames previous libsycl-sanitizer to libsycl-asan since current device sanitizer only supports address sanitizer and memory sanitizer will be added in the future.
Signed-off-by: jinge90 [email protected]

@jinge90 jinge90 requested review from a team as code owners October 31, 2024 08:05
@jinge90 jinge90 requested a review from cperkinsintel October 31, 2024 08:05
@jinge90 jinge90 marked this pull request as draft October 31, 2024 08:05
@jinge90
Copy link
Contributor Author

jinge90 commented Oct 31, 2024

WIP, need to add driver lit test.

Add corresponding device asan libdevice for 3 CPU, PVC, DG2 AOT targets
Signed-off-by: jinge90 <[email protected]>
Signed-off-by: jinge90 <[email protected]>
@jinge90 jinge90 marked this pull request as ready for review October 31, 2024 16:07
@jinge90
Copy link
Contributor Author

jinge90 commented Oct 31, 2024

Hi, @mdtoguchi
Could you help review this patch?
Thanks very much.

Signed-off-by: jinge90 <[email protected]>
Signed-off-by: jinge90 <[email protected]>
@jinge90 jinge90 requested a review from mdtoguchi November 1, 2024 07:50
// RUN: | FileCheck %s -check-prefix=SYCL_DEVICE_LIB_ASAN_DG2
// RUN: %clangxx -fsycl -fsycl-targets=spir64_gen -Xs "-device dg2" --no-offload-new-driver %s \
// RUN: --sysroot=%S/Inputs/SYCL -Xarch_device -fsanitize=address -### 2>&1 \
// RUN: | FileCheck %s -check-prefix=SYCL_DEVICE_LIB_ASAN_DG2
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Please add a test for -fsycl-targets=intel_gpu_dg2*

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Hi, @mdtoguchi
Done.
Thanks very much.

Copy link
Contributor

@zhaomaosu zhaomaosu left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

lgtm

@jinge90
Copy link
Contributor Author

jinge90 commented Nov 6, 2024

Hi, @cperkinsintel
Could you take a look at this PR?
Thanks very much.

Copy link
Contributor

@cperkinsintel cperkinsintel left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

SYCL side looks good.

@jinge90 jinge90 requested a review from a team November 9, 2024 01:44
@jinge90
Copy link
Contributor Author

jinge90 commented Nov 9, 2024

Hi, @intel/llvm-gatekeepers
Could you help merge this PR?
Thanks very much.

@steffenlarsen steffenlarsen merged commit 7dd09d9 into intel:sycl Nov 11, 2024
13 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

6 participants